Please type a plus sign (+) inside this box → [+]

PTO/SB/05 (2/98)
Approved for use through 09/30/2000. OMB 0651-0032
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 C.F.R. § 1.53(b))

Attorney Docket No.	96-876.1
First Inventor or Application Identifier	David R. Hembree et al.
Title	HYBRID INTERCONNECT AND SYSTEM FOR
Express Mail Label No.	EJ 324 091 715US

ADDRESS TO: Assistant Commissioner for Patents
Box Patent Application
Washington, DC 20231

APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents.

1. [x] * Fee Transmittal Form *(e.g., PTO/SB/17)*
(Submit an original and a duplicate for fee processing)
2. [x] Specification [Total Pages 37]
(preferred arrangement set forth below)
- Descriptive title of the Invention
- Cross References to Related Applications
- Statement Regarding Fed sponsored R & D
- Reference to Microfiche Appendix
- Background of the Invention
- Brief Summary of the Invention
- Brief Description of the Drawings *(if filed)*
- Detailed Description
- Claim(s)
- Abstract of the Disclosure
3. [x] Drawing(s) *(35 U.S.C. 113)* [Total Sheets 7]
4. Oath or Declaration [Total Pages 4]
   a. [ ] Newly executed (original or copy)
   b. [x] Copy from a prior application (37 C.F.R. § 1.63(d))
   (for continuation/divisional with Box 17 completed)
   [Note Box 5 below]
   i. [ ] DELETION OF INVENTOR(S)
   Signed statement attached deleting inventor(s) named in the prior application, see 37 C.F.R. §§ 1.63(d)(2) and 1.33(b).
5. [x] Incorporation By Reference *(useable if Box 4b is checked)*
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered to be part of the disclosure of the accompanying application and is hereby incorporated by reference therein.
6. [ ] Microfiche Computer Program *(Appendix)*
7. Nucleotide and/or Amino Acid Sequence Submission *(if applicable, all necessary)*
   a. [ ] Computer Readable Copy
   b. [ ] Paper Copy (identical to computer copy)
   c. [ ] Statement verifying identity of above copies

ACCOMPANYING APPLICATION PARTS

8. [ ] Assignment Papers (cover sheet & document(s))
9. [ ] 37 C.F.R.§3.73(b) Statement *(when there is an assignee)* [ ] Power of Attorney
10. [ ] English Translation Document *(if applicable)*
11. [x] Information Disclosure Statement (IDS)/PTO-1449 [x] Copies of IDS Citations
12. [x] Preliminary Amendment
13. [x] Return Receipt Postcard (MPEP 503)
(Should be specifically itemized)
14. [ ] * Small Entity Statement(s) *(PTO/SB/09-12)* [ ] Statement filed in prior application, Status still proper and desired
15. [ ] Certified Copy of Priority Document(s)
(if foreign priority is claimed)
16. [x] Other: CHANGE OF ADDRESS
EXPRESS MAIL CERTIFICATE

NOTE FOR ITEMS 1 & 14: IN ORDER TO BE ENTITLED TO PAY SMALL ENTITY FEES, A SMALL ENTITY STATEMENT IS REQUIRED (37 C.F.R. § 1.27), EXCEPT IF ONE FILED IN A PRIOR APPLICATION IS RELIED UPON (37 C.F.R. § 1.28).

17. **If a CONTINUING APPLICATION,** *check appropriate box, and supply the requisite information below and in a preliminary amendment:*
[ ] Continuation [x] Divisional [ ] Continuation-in-part (CIP) of prior application No: 08 / 821,468
Prior application information: Examiner J. Solis Group / Art Unit: 2858

18. CORRESPONDENCE ADDRESS

[ ] *Customer Number or Bar Code Label* *(Insert Customer No. or Attach bar code label here)* or [x] *Correspondence address below*

Name	Stephen A. Gratton THE LAW OFFICE OF STEPHEN A. GRATTON				
Address	2764 South Braun Way				
City	Lakewood	State	CO	Zip Code	80228
Country	US	Telephone	303 989 6353	Fax	303 989 6538

Name (Print/Type)	Stephen A. Gratton	Registration No. (Attorney/Agent)	28,418
Signature		Date	4/30/99

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:

DAVID R. HEMBREE
SALMAN AKRAM
WARREN M. FARNWORTH
ALAN G. WOOD
JAMES M. WARK
DEREK GOCHNOUR

Serial No.:

Division of Serial No. 08/821,468 filed March 21, 1997 — Art Unit: 2858

Filing Date: April 30, 1999 — Examiner: SOLIS, J.

For: HYBRID INTERCONNECT AND SYSTEM FOR TESTING SEMICONDUCTOR DICE

Attorney Docket No. 96-876.1

PRELIMINARY AMENDMENT SUBMITTED WITH CONTINUING APPLICATION UNDER 37 CFR 1.53(b) April 30, 1999

Assistant Commissioner of Patents
BOX PATENT APPLICATION
Washington, D.C. 20231

Sir:

This Preliminary Amendment is being filed with a divisional application under 37 CFR 1.53(b). Please amend the captioned case as follows.

In the Specification

On page 2, line 1, add the following:

--Cross Reference To Related Applications

This application is a division of patent application no. 08/821,468 filed March 21, 1997.--

In the Claims

Please cancel claims 1-33 and claims 52-67.

34. (amended) A method for [forming] fabricating an interconnect for a semiconductor die comprising:

providing a substrate;

forming a [raised] contact member [on] comprising a raised portion of the substrate at least partially covered with a conductive layer and configured to electrically contact a contact location on the die;

[covering the contact member with a conductive layer;]

attaching a metal conductor to the substrate proximate to the contact member; and

[depositing] forming a conductive material on the substrate in electrical communication with the conductive layer and the conductor.

35. (amended) The method [as claimed in] of claim 34 wherein the metal conductor comprises a copper foil laminated to a polymer film.

36. (amended) The method [as claimed in] of claim 34 wherein the conductive material comprises a conductive adhesive.

37. (amended) The method [as claimed in] of claim 34 wherein the conductive material comprises a solder.

38. (amended) A method for [forming] fabricating an interconnect for [making electrical connections with contact locations on] a semiconductor die, comprising:

providing a substrate;

forming a [pattern] plurality of contact members on the substrate configured to electrically contact [the] a plurality of contact locations on the die;

[forming] providing a tape comprising a polymer film and a plurality of conductors on the film including a plurality of openings configured for placement on the contact members;

[therethrough, said openings formed in a pattern that matches the pattern of contact members;]

attaching the tape to the substrate with the contact members projecting through the openings; and

depositing a conductive material in the openings in electrical communication with the contact members and conductors.

39. (amended) The method [as claimed in] of claim 38 wherein forming the contact members [are formed by] comprises etching the substrate to form pillars and then depositing [a] conductive layers on the pillars.

40. (amended) The method [as claimed in] of claim 38 wherein the conductive material comprises a conductive adhesive.

41. (amended) The method [as claimed in] of claim 38 wherein the conductive material comprises a solder.

42. (amended) The method [as claimed in] of claim 38 wherein the conductors comprise metal foil laminated to [a] the polymer film.

43. (amended) A method for forming an interconnect for a semiconductor die, comprising:

providing a substrate;

forming a contact member on the substrate comprising [, said contact member including] a base, a pillar and a projection configured to penetrate a contact location on the die to a limited penetration depth;

[forming] providing a multi layered tape comprising a polymer film and a metal conductor formed thereon;

attaching the tape to the substrate with the conductor proximate to the contact member; and

electrically connecting the contact member to the conductor by depositing a conductive material on the contact member and conductor.

44. (amended) The method [as claimed in] of claim 43 wherein the conductor includes an opening aligned with the contact member and the conductive material is deposited in the opening.

45. (amended) The method [as claimed in] of claim 43 wherein the conductive material comprises a conductive adhesive.

46. (amended) The method [as claimed in] of claim 43 wherein the conductive material comprises a solder.

47. (amended) The method [as claimed in] of claim 43 wherein attaching the tape comprises forming an adhesive layer between the tape and substrate.

48. (amended) A method for forming an interconnect for a [bumped] semiconductor die, comprising:

providing a substrate;

forming a depression in the substrate sized to retain a bumped contact location on the die;

covering at least a portion of the depression with a conductive layer; and

attaching a conductor to the substrate in electrical communication with the conductive layer and electrically insulated from the substrate.

49. (amended) The method [as claimed in] <u>of</u> claim 48 wherein the conductor includes an opening surrounding the depression.

50. (amended) The method [as claimed in] <u>of</u> claim 48 wherein the conductor comprises a metal foil laminated to a polymer film.

51. (amended) The method [as claimed in] <u>of</u> claim 48 wherein attaching the conductor comprises forming an adhesive layer between the conductor and substrate.

68. (added) A method for fabricating an interconnect for a semiconductor die, comprising:

providing a substrate;

forming a plurality of contact members on the substrate comprising conductive layers configured to electrically contact a plurality of contact locations on the die;

providing a polymer film with a plurality of conductors thereon, the conductors including a plurality of openings configured for placement on the contact members;

attaching the tape to the substrate with the openings substantially enclosing the contact members; and

depositing a conductive material in the openings in electrical communication with the conductive layers and conductors.

69. (added) The method of claim 68 wherein the contact members comprise raised portions of the substrate at least partially covered with the conductive layers.

70. (added) The method of claim 68 wherein the contact members comprise depressions in the substrate at least partially covered with the conductive layers.

71. (added) A system for testing a semiconductor die comprising:

a temporary package for the die; and

an interconnect on the package for establishing temporary electrical communication with the die;

the interconnect comprising:

a substrate,

a contact member comprising a pillar formed integrally with the substrate, and a conductive layer formed thereon configured to electrically contact a contact location on the die;

a multi layered tape bonded to the substrate comprising a polymer film and a conductor on the polymer film; and

a conductive material in electrical communication with the conductive layer and the conductor.

72. (added) The system of claim 71 wherein the conductor comprises a metal foil laminated to the polymer film.

73. (added) The system of claim 71 wherein the conductive material comprises a conductive adhesive or a solder.

74. (added) A system for testing a semiconductor die comprising:

a temporary package for the die; and

an interconnect on the package for establishing temporary electrical communication with the die;

the interconnect comprising:

a substrate;

a depression in the substrate configured to retain a bumped contact location on the die;

a conductive layer at least partially covering the depression;

a tape attached to the substrate comprising a polymer film and a conductor on the polymer film with an opening proximate to the depression; and

a conductive material on the substrate electrically connecting the conductive layer and the conductor.

75. A system for testing semiconductor dice contained on a wafer, comprising:

a wafer probe handler in electrical communication with testing circuitry;

a probe card mounted to the wafer probe handler comprising a substrate and a plurality of contact members configured to electrically connect to contact locations on the dice; and

a tape comprising a polymer film and a plurality of conductors in electrical communication with the contact members, the tape configured to physically attach the probe card to the wafer probe handler with the contact members in electrical communication with the testing circuitry.

76. The system of claim 75 further comprising a conductive adhesive for electrically connecting the contact members to the conductors.

77. The system of claim 75 further comprising a solder for electrically connecting the contact members to the conductors.

REMARKS

This divisional application is being filed due to the restriction requirement contained in the Office Action dated March 29, 1999, in parent case serial no. 08/821,468.

Also being submitted with this divisional application is an Information Disclosure Statement. Favorable consideration and allowance of amended claims 34-51 and added claims 68-77 is respectfully requested. Should any issues arise that will

advance this case to allowance, the Examiner is asked to contact the undersigned by telephone.

DATED this 30th day of April, 1999.

Respectfully submitted:

Stephen A. Gratton
Registration No. 28,418
Attorney for Applicants

2764 S. Braun Way
Lakewood, CO 80228
Telephone: (303) 989-6353
FAX (303) 989-6538

CERTIFICATE OF MAILING BY "EXPRESS MAIL"

"Express Mail" Mailing Label Number EJ 324 091 715 US
Date of Deposit: April 30, 1999

I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to the Assistant Commissioner of Patents, Box Patent Application, Washington, D.C. 20231.

April 30, 1999
Date of Signature

Stephen A. Gratton, Attorney for Applicants

CERTIFICATE OF MAILING BY "EXPRESS MAIL"

Express Mail No. EH 983 616 384US
Date of Deposit: March 21, 1997

I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Address" Service under 37 CFR 1.10 on the date indicated above and is addressed to the Commissioner of Patents and Trademarks, Box Patent Application, Washington, D.C. 20231.

March 21, 1997
Date of Signature

Stephen A. Gratton
Attorney for Applicants

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION FOR LETTERS PATENT

HYBRID INTERCONNECT AND SYSTEM FOR TESTING SEMICONDUCTOR DICE

INVENTORS

DAVID R. HEMBREE
SALMAN AKRAM
WARREN M. FARNWORTH
ALAN G. WOOD
JAMES M. WARK
DEREK GOCHNOUR

ATTORNEY'S DOCKET NO. 96-876

Field of the Invention

This invention relates generally to semiconductor manufacture and specifically to an interconnect for making electrical connections with a semiconductor die for testing or other purposes. This invention also relates to a method for fabricating the interconnect and to a system for testing dice that includes the interconnect.

Background of the Invention

During a semiconductor fabrication process semiconductor dice are formed on a wafer. Subsequent to the fabrication process the dice must be tested to evaluate the electrical characteristics of the integrated circuits formed on the dice. Tests for gross functionality are typically performed at the wafer level by probe testing. Burn-in tests and full functionality tests are typically performed after the dice have been singulated.

If the dice are packaged in a conventional plastic or ceramic package, the package provides an external lead system for testing. If the dice are to remain in an unpackaged condition, temporary packages may be required to house a single die for testing and to certify the die as a known good die (KGD). Some types of packaged dice, such as chip scale packages, can also require temporary packages for testing. U.S. Patent No. 5,519,332 to Wood et al. discloses a representative temporary package for testing semiconductor dice.

One component of temporary packages for testing semiconductor dice functions as an electrical interconnect. The interconnect includes contact members for making temporary electrical connections with the dice. Typically, the contact members are configured to make electrical contact

with corresponding contact locations on the dice, such as bond pads, test pads or fuse pads.

U.S. Patent No. 5,483,741 to Akram et al. describes one type of interconnect for testing semiconductor dice. This type of interconnect includes a substrate, such as silicon, having integrally formed contact members. The contact members can be etched directly into the substrate and covered with a conductive layer. In addition, the interconnect includes conductors, such as deposited metal traces, for providing conductive paths to and from the contact members. One advantage of this type of interconnect is that the contact members can be formed in dense arrays using semiconductor fabrication processes. Since the contact members are formed integrally with the substrate, their location is fixed relative to the substrate and their CTE can match that of the substrate and a silicon die.

This type of interconnect functions satisfactorily for most types of testing. However, with advances in the architecture of semiconductor devices, it is advantageous to perform some testing of integrated circuits using very high speed testing signals. For example, testing frequencies of 500 MHz and greater are anticipated for some memory products such as DRAMS. The temporary packages and interconnects used to test dice must be capable of transmitting signals at these high speeds without generating parasitic inductance and cross coupling (i.e., "cross talk").

One limitation of deposited metal conductors for interconnects is that the thickness of the metal conductors is limited by conventional deposition processes. Typically, CVD deposited metal conductors can be formed with a thickness of only about 2-3μm. These thin conductors can be too resistive for high speed testing. The resistance can be lowered by widening the conductors but this greatly increases capacitance and causes speed delays.

Another limitation of deposited metal conductors for interconnects, is that low resistivity materials are sometimes difficult to utilize in conventional semiconductor fab shops. Copper, for example, is an unwanted contaminant for some semiconductor fabrication processes such as CVD and is preferable to avoid.

Another type of interconnect, as described in U.S. Patent No. 5,487,999 to Farnworth, includes a rigid substrate such as silicon, but with contact members formed separately from the substrate. With this type of interconnect, the contact members can comprise metal microbumps mounted on a multi layered tape similar to TAB tape. The tape can also include conductors formed of copper foil or other highly conductive, relatively thick metal. The microbumps can be formed directly on the conductors or contained in vias formed in the tape.

Interconnects formed with microbump contact members and multi layered tape can include highly conductive conductors formed of copper foil or other relatively thick metal. However, during burn in testing temperature cycles of 200°C or more can occur. The difference in the coefficients of thermal expansion (CTE) between the conductors and a substrate material such as silicon, can generate thermal stresses in the interconnect. In addition, thermal expansion can cause the conductors to shift relative to the substrate. If the contacts members are formed in direct contact with the conductors, movement of the conductors can displace the location of the contact members.

The present invention is directed to a hybrid interconnect having contact members formed integrally with the substrate but with conductors formed on a multi layered tape. The multi layered tape can be formed separately from the interconnect substrate and then bonded to the interconnect substrate with the conductors in electrical

communication with the contact members. This allows low resistivity conductors to be used without requiring deposition of metals such as copper that can be detrimental to other semiconductor fabrication processes. In addition, with the present interconnect the location of the contact members can be fixed on the substrate while thermal stresses between the conductors and substrate can be absorbed by expansion joints.

Summary of the Invention

In accordance with the invention, an improved interconnect for making electrical connections with a semiconductor die, a method for fabricating the interconnect, and a test system including the interconnect are provided. The interconnect includes a substrate with integrally formed contact members, and a pattern of conductors formed on a multi layered tape bonded to the substrate. The substrate can be silicon and the contact members formed in dense arrays using semiconductor fabrication processes, such as etching and metallization processes. The bonded tape provides improved electrical characteristics including lower resistivity and impedance matching of the conductors with testing circuitry.

The contact members extend above the conductors and are configured to electrically contact corresponding contact locations (e.g., bond pads) on the die. In the illustrative embodiment the contact members comprise raised pillars etched on the substrate and covered with conductive layers. The contact members can also include penetrating projections configured to penetrate the contact locations on the die to a limited penetration depth. The conductors are configured to provide electrical paths to and from the contact members for electrical signal transmission.

The multi layered tape can include a polymer film (e.g., polyimide) laminated with a pattern of metal conductors. Advantageously, the metal conductors can be formed of low resistance copper foil, or other highly conductive, relatively thick material. In addition, the tape can include a ground or voltage plane to allow an impedance of the conductors to match that of the testing apparatus or testing circuitry. Still further, an electrically insulating adhesive layer can be formed between the tape and the substrate. The adhesive layer and tape, in addition to providing electrical insulation, absorb thermal stresses generated by expansion of the conductors relative to the substrate.

For forming an electrical connection between the contact members and conductors, the conductors can be etched with patterns of openings that correspond to the patterns of contact members on the substrate. The contact members can be placed into the openings, extending above the conductors, and a conductive material placed in the gap therebetween. The conductive material can comprise a resilient conductive adhesive or a solder alloy. The conductive material in addition to forming an electrical path, also functions as an expansion joint, to accommodate thermal expansion of the conductors without stressing the contact members. The contact members can also include bases formed by stepped portions of the substrate. The bases raise the tips of the contact members with respect to the surface of the substrate, and facilitate formation of the electrical connections between the contact members and conductors.

A system for testing semiconductor dice can include a temporary package for containing the interconnect and a single unpackaged die. The temporary package can include a base and a force applying mechanism for biasing the die and interconnect together. The interconnect establishes

temporary electrical communication with the die, and provides conductive paths to and from contact locations on the die to terminal contacts on the package base. The terminal contacts can be placed in electrical communication with a test apparatus such as a burn in board, configured to apply test signals to the integrated circuits on the die.

An alternate embodiment system can include an interconnect formed as a probe card configured for testing semiconductor dice contained on a wafer. The wafer can be an entire semiconductor wafer or portion of a wafer or other semiconducting substrate. A conventional testing apparatus such as a wafer probe handler can be used to support and bias the probe card and wafer together during the testing procedure.

Brief Description of the Drawings

Figure 1 is a plan view of an interconnect constructed in accordance with the invention;

Figure 2 is an enlarged cross sectional view of the interconnect taken along section line 2-2 of Figure 1;

Figure 3 is an enlarged cross sectional view taken along section line 3-3 of Figure 1 illustrating a contact member for the interconnect in electrical communication with a contact location on a semiconductor die;

Figure 3A is an enlarged cross sectional view equivalent to Figure 3 but illustrating an alternate embodiment contact member for a die having a bumped contact location;

Figure 4 is an enlarged schematic perspective view of the contact member illustrating the electrical connection with a conductor of the interconnect;

Figure 4A is an enlarged schematic perspective view of the contact member illustrating an alternate electrical connection;

Figure 4B is an enlarged schematic perspective view of the contact member illustrating another alternate electrical connection;

Figures 5A-5C are enlarged schematic cross sectional views illustrating steps in a method for forming a contact member on a substrate of the interconnect;

Figure 6A is an enlarged schematic cross sectional view illustrating an alternate embodiment stepped contact member and an electrical connection to conductors attached to the substrate;

Figure 6B is an enlarged schematic cross sectional view illustrating the alternate embodiment stepped contact member and an alternate electrical connection to conductors attached to the substrate;

Figures 7A-7D are enlarged cross sectional views of the contact member illustrating various electrical connections to the contact member;

Figures 8A-8D are schematic cross sectional views illustrating steps in a method for applying solder to tape having conductors thereon;

Figure 9A is a perspective view of a system for testing a semiconductor die in accordance with the invention including a temporary package for housing the die and the interconnect;

Figure 9B is a perspective view of the temporary package with a cover and force applying mechanism removed;

Figure 9C is a cross section view of the temporary package taken along section line 9C-9C of Figure 9A; and

Figures 10A-10B are schematic views of a system constructed in accordance with the invention for testing dice contained on a semiconductor wafer.

Detailed Description of the Preferred Embodiments

Referring to Figures 1-4, an interconnect 10 constructed in accordance with the invention is shown. The interconnect 10 (Figure 1) includes a substrate 12 (Figure 2) and a multi layered tape 14 (Figure 2) bonded to the substrate 12. The multi layered tape 14 includes a polymer film 16 (Figure 2) and a pattern of conductors 18. The interconnect 10 is herein referred to as a "hybrid" because the substrate 12 and multi layered tape 14 can be formed separately and then assembled. This improved the electrical characteristics of the interconnect 10 particularly the resistivity and impedance of conductive paths on the interconnect 10.

The substrate 12 can be formed of a material such as silicon, silicon-on-glass, silicon-on-sapphire, germanium, ceramic, or photomachinable glass. In general, these materials are rigid and provide a good CTE match with a silicon die. The substrate 12 includes patterns of contact members 20 (Figure 3) placed in electrical communication with the conductors 18 on the tape 14 during assembly of the interconnect 10.

The contact members 20 (Figure 3) are formed in patterns on the substrate 12 that match corresponding patterns of contact locations 21 (Figure 3) on a semiconductor die 22 (Figure 3). The contact members 20 (Figure 3) are configured to establish temporary electrical communication with the contact locations 21 (Figure 3) such as for testing the die 22. Typically, the contact locations 21 (Figure 3) on the die 22 will be thin film bond pads, test pads, or fuse pads in electrical communication with the semiconductor devices and integrated circuits formed on the die 22.

As will be further explained, the contact members 20 (Figure 3) can be formed integrally with the substrate 12 by etching the substrate 12. In addition, each contact member 20 can include one or more penetrating projections 30 (Figure

3) configured to penetrate the contact locations 21 on the die 22 to a limited penetration depth. Each contact member 20 can also include a conductive layer 32 (Figure 3) formed of a metal or metal silicide. An insulating layer 34 (Figure 3) can be formed over the substrate 12 to electrically insulate the conductive layers 32 from the substrate 12. For a substrate 12 formed of silicon, the insulating layer 34 can be SiO_2.

The multi layered tape 14 (Figure 2) can be similar to TAB tape used in the semiconductor industry for packaging semiconductor dice. TAB tape is commercially available from manufacturers such as 3M, Shinko, Nitto Denko, and Packard Hughes. The polymer film 16 (Figure 2) for the multi layered tape 14 can comprise an electrically insulating polymeric material, such as polyimide. The conductors 18 (Figure 2) for the multi layered tape 14 can comprise a metal foil, such as copper, patterned as required by punching or etching, and laminated to the polymer film 16 (Figure 2). Lamination of the conductors (Figure 2) to the polymer film 16 can be with heat, pressure and adhesives (not shown). Furthermore, the conductors 18 can include exposed bonding pads 38 (Figure 1) formed along peripheral edges of the substrate 12. As will be further explained, the bonding pads 38 can be used during a subsequent wire bonding process to provide conductive paths from test circuitry to the conductors 18.

The multi layered tape 14 can also include a ground or voltage plane formed of a metal layer (not shown) embedded in the polymer film 16 at a predetermined distance with respect to the conductors 18. This permits an impedance of the conductors 18 to be matched to an impedance of other electrical components of a testing system (e.g., testing circuitry).

An adhesive layer 24 (Figure 2) can be formed between the polymer film 16 and the substrate 12 for securing the

multi layered tape 14 to the substrate 12. The adhesive layer 24 can be formed of an electrically insulating material such as silicone. One suitable adhesive is "ZYMET" silicone elastomer manufactured by Zymet, Inc., East Hanover, NJ. As will be further explained, the adhesive layer 24 also functions as a thermal expansion joint between the multi layered tape 14 and substrate 12.

The multi layered tape 14 can include patterns of openings 26 (Figure 3) that correspond to the patterns of the contact members 20 (Figure 3) on the substrate 12. The openings 26 can extend completely through the conductors 18 and through the polymer film 16. As shown in Figure 3, an electrically conductive material 28, can be placed within the openings 26 to establish electrical communication between the conductive layers 32 of the contact members 20 and the conductors 18 of the multi layered tape 14.

The conductive material 28 can be a conductive adhesive such as a metal filled epoxy (e.g., silver epoxy) or other material that is conductive in any direction. Alternately, the conductive material 28 can be an anisotropic conductive adhesive formed such that electrical resistance in one direction will differ from that measured in another direction. For example, X-axis and Z-axis anisotropic adhesives are filled with conductive particles to a low level such that the particles do not contact each other in selected planes. Curing is typically accomplished by compression of the adhesive along the direction of conduction.

The conductive material 28 can be formed as a viscous paste or as a film that is applied and then cured to harden. For example, conductive adhesives are commercially available in a thermal plastic, or thermal setting, paste or film. Thermal plastic conductive adhesives are heated to soften for use and then cooled for curing. Thermal setting conductive adhesives require heat curing at temperatures from 100-300°C

for from several minutes to an hour or more. Suitable conductive adhesives are sold under the trademarks: "X-POLY" and "Z-POXY", by A.I. Technology, Trenton, NJ; and "SHELL-ZAC", by Sheldahl, Northfield, MN. Conductive adhesives are also sold by 3M, St. Paul, MN.

The conductive material 28 can be formed by deposition into the openings 26 (Figure 3) using a suitable dispensing process, such as from a syringe or nozzle. Screen printing and stenciling can also be used. Once cured, the conductive material 28 (Figure 3) electrically connects the conductive layers 32 (Figure 3) for the contact members 20 to the conductors 18 (Figure 3) for the multi layered tape 14.

In addition, with the conductive material 28 formed of a conductive adhesive, the material can be selected to provide a resilient expansion joint between the contact members 20 and conductors 18. With the contact members 20 formed of silicon and the conductors 18 formed of copper, the conductive material 28 allows the conductors 18 to shift without stressing and changing the location of the contact members 20. In a similar manner, the electrically insulating adhesive layer 24 (Figure 3) and polymer film 16 form expansion joints between the conductors 18 and the bulk of the substrate 12.

As shown in Figure 4, each contact member 20 can be sized to extend through a corresponding opening 26 in the multi layered tape 14. In addition, the openings 26 can be formed with a diameter that is larger than the width of the contact members 20 to provide an annular gap for retaining the conductive material 28 (Figure 3). In Figure 4, the conductive material 28 is omitted for clarity.

The height of the contact members 20 and the thickness of the multi layered tape 14 can be selected such that the contact members 20 extend above the surface of the conductors 18 and are free to contact the contact locations 21 (Figure

3) on the die 22 without interference from the tape 14. By way of example and not limitation, the contact members 20 can be formed with a height of from 50-100μm, a width of about 50-100μm, and a spacing of about 50-100μm. The conductors 18 for the multi layered tape 14 can be formed with a thickness of about 10-20μm. The difference between the height of the contact members 20 and the thickness of the tape 14 is approximately equal to the distance between the tips of the contact members 20 and the surface of the conductors 18. The polymer film can be formed with a thickness of about 10-20μm. The adhesive layer 24 can be formed with a thickness of about 5-20μm. The openings 26 can be formed with a diameter of from about 60 to 100μm.

As shown in Figure 4A, a conductor 18H can be configured to enclose just a portion of the contact member 20. A gap 27 between the conductor 18H and the conductive layer 32 for the contact member 20 can be filled with a conductive adhesive (not shown). As shown in Figure 4B, a conductor 18I can be configured to overlap the conductive layer 32 for the contact member 20. A conductive adhesive (not shown) can be used to electrically connect the conductive layer 32 to the conductor 18I.

In Figure 3, the multi layered tape 14 is shown in a configuration with the conductors 18 on top (i.e., exposed) and the polymer film 16 subjacent to the conductors 18. However, the multi layered tape 14 can also be mounted to the substrate 12 with the polymer film 16 on top and the conductors 18 subjacent to the polymer film 16 (not shown). In addition, with exposed conductors 18, if desired, an additional insulating layer 36 (Figure 3) can be formed over the conductors 18. The insulating layer 36 can be a dielectric material deposited on the conductors 18 to a desired thickness.

In addition, alignment fiducials 40 (Figure 1) can be formed on the multi layered tape 14. The alignment fiducials 40 can be used in a subsequent alignment process wherein the contact members 20 (Figure 3) are aligned with the contact locations 21 (Figure 3) using optical elements associated with an optical alignment system.

Referring to Figure 3A, an alternate embodiment contact member 20A is shown. The contact member 20A is configured to provide temporary electrical communication with a bumped contact location such as a solder bump on a bumped die (not shown). The contact member 20A can be formed on a substrate 12A having a depression (indentation) formed therein. The substrate 12A can be formed of ceramic, silicon or other material. In addition, a conductive layer 32A can be formed on the substrate 12A within the depression. A conductor 18A can be bonded to the substrate 12A in electrical communication with the conductive layer 32A. An adhesive layer 24A can be used to bond the conductor 18A to the substrate 12A.

The contact member 20A can be formed by laser drilling, punching, etching or similarly forming, concave depressions in the substrate 12A. The conductive layer 32A can then be formed in the depressions using a suitable deposition process. The conductors 18A can also include an opening 33 formed by etching or other subtractive process. The conductive layer 32A and opening 33 can be sized and shaped to retain the bumped contact location. Conventionally formed solder bumps on a bumped die will have a diameter of from 5 mil to 30 mil. Accordingly, the concave depression in the substrate 12A and the opening 33 in the conductor 18A can be formed with diameters in this size range.

Referring to Figures 5A-5C, a method for forming the raised contact members 20 (Figure 3) is shown. In the process illustrated in Figures 5A-5C, the interconnect

substrate 12 comprises silicon or other etchable semiconductor material.

Initially, as shown in Figure 5A, the penetrating projections 30 can be formed by forming a mask (not shown) on the substrate 12 and then etching exposed portion of the substrate 12 through the mask. For example, a hard mask can be formed on the substrate 12 by depositing a layer of silicon nitride (Si_3N_4) and then patterning the silicon nitride layer using hot phosphoric acid. A wet or dry, isotropic or anisotropic, etch process can then be used to etch through openings in the hard mask to form the projections 30. For example, an anisotropic etch can be performed on a substrate 12 formed of silicon using a solution of KOH and H_2O. This type of semiconductor fabrication process is sometimes referred to as "bulk micromachining".

The projections 30 can be elongated blades or sharp points formed in locations that match the placement of the contact locations 21 (Figure 3) on the die 22. In the illustrative embodiment, there are four projections 30 per contact member 20. However, a greater or lesser number of projections 30 can be formed. In addition, the projections 30 for each contact member 20 are formed in a pattern having an outline contained within the perimeter of the contact locations 21 (Figure 4) on the die 22. A representative height for the projections 30 measured from the base to the tip can be from 0.1 to 1 μm. A representative length for the projections 30 measured from end to end can be from 3 to 10 μm. The size of the projections 30 insures that the projections do not penetrate through the contact locations 21 (Figure 3), which are typically about 2000 to 15,000Å thick. In addition, a top surface of the contact members 20 provide a stop plane to limit the penetration depth.

Once the projections 30 are formed, the hard mask can be stripped and another mask (not shown) can be formed for etching the substrate 12 to form the contact members 20. Using an anisotropic etch process, the contact members 20 can be formed as topographically elevated pillars generally conical in shape. A representative height of the contact members 20 from base to tip can be from 50-100μm. The contact members 20 thus have a height that is from 50 to 1000 times greater than the height of the penetrating projections 30.

A representative width of each side of the contact members 20 can be from 40-80μm. In use, the contact members 20 separate the substrate 12 from the die 22 (Figure 3). This separation distance functions to clear particulate contaminants on the opposing surfaces that could cause shorting. The separation distance also functions to diminish cross talk between the die 22 and the substrate 12 during the test procedure. Following formation of the contact members 20, the etch mask can be stripped.

Suitable etch processes for forming the contact members 20 and projections 30 substantially as shown in Figure 5A are also disclosed in U.S. Patent Nos. 5,326,428; 5,419,807 and 5,483,741 which are incorporated herein by reference.

Referring to Figure 5B, once the projections 30 and contact members 20 have been formed, the insulating layer 34 can be formed over the entire substrate 12 including over the contact members 20 and projections 30. The insulating layer 34 can be a grown or deposited material such as SiO_2 or Si_3N_4. A representative thickness for the insulating layer 34 can be from 500Å to 1μm.

Following formation of the insulating layer 34 and as shown in Figure 5C, the conductive layers 32 for the contact members 20 can be formed on the insulating layer 34. The conductive layers 32 for all of the contact members 20 can be

a same layer of material that has been patterned to cover just the contact members 20 and selected portions of the substrate 12. To form the conductive layers 32, a highly conductive metal can be blanket deposited on the substrate 12 by sputtering or other deposition process. Exemplary metals include aluminum, platinum, palladium, copper, gold and silver or alloys of these metals. A representative thickness for the conductive layers 32 can be from 500Å to 2μm. Some of these metals, particularly gold and platinum, are non-reactive such that material transfer between the conductive layers 32 and contact locations 21 (Figure 3) can be minimized. The conductive layers 32 can also comprise a bi-metal stack comprising a base layer and a non-reactive outer layer.

Following blanket deposition of the desired conductive metal, a resist mask can be formed and used for etching the conductive metal such that at least a portion of the contact members 20 remain covered with the conductive layers 32. The resist mask can be deposited using a standard photoresist deposition and exposure process. This can include spin deposition, followed by hardening, exposure and development. U.S. Patent No. 5,607,818 incorporated herein by reference describes a method for patterning a conductive layer using an electrophoretically deposited layer of resist.

As an alternative to a metallization process (i.e., depositing resist, forming mask, etching), the conductive layers 32 can be formed as a metal silicide using a process as disclosed in U.S. Patent No. 5,483,741 incorporated herein by reference.

Referring to Figure 6A, alternate embodiment contact members 20S and stepped substrate 12S are illustrated. The stepped substrate 12S includes steps 42 which forms a base 35 for each contact member 20S. A conductive layer 32S can also be formed on each contact member 20S as previously described.

In addition, an insulating layer 34S for the substrate 12S and an adhesive layer 24S for securing a multi layered tape 14S to the substrate 12S can be formed as previously described. The adhesive layer 24S can be formed to follow the contour of the steps 42. This configuration further spaces the surface of the multi layered tape 14S from the penetrating projections 30S and allows the contact members 20S to project by a greater distance.

An electrical connection between the conductors 18S on the multi layered tape 14S and the conductive layers 32S on the contact members 20S can be formed using a conductive adhesive as previously described, or with a solder bead 44. In addition, the conductors 18S for the multi layered tape 14S can overhang from an edge of a polymer film 16S to overlap the conductive layers 32S and facilitate formation of the solder beads 44. In this embodiment the conductors 18S and conductive layers 32S can be formed of a solder wettable metal. The solder bead 44 can comprise tin-lead or other solder alloy applied by wave soldering, reflowing or other process. For example, solder can be screen printed or electroplated in desired locations on the conductors 18S of the multi layered tape 14S. The tape 14S can then be applied to the substrate 12S and the solder reflowed.

Referring to Figure 6B, another alternate embodiment interconnect with stepped contact members 20ST is illustrated. The stepped contact members 20ST are formed as previously described for stepped contact members 20S to include bases 35 and steps 42. However, in this embodiment the conductive layers 32ST for the contact members 20ST follow the contour of the steps 42. In addition, the conductors 18ST can be attached directly to the substrate 12ST using an electrically insulating adhesive layer 24ST. The conductors 18ST can be a patterned metal foil as previously described but in this case are not mounted to a

polymer film. An electrical connection between the conductors 18ST, and the conductive layers 32ST for the contact members 20ST, can be formed by a conductive material 28ST such as a conductive adhesive formed substantially as previously described for conductive material 28 (Figure 2).

Figure 7A illustrates an alternate embodiment wherein the contact members 20 are formed as previously described. In this embodiment the conductors 18A are bonded to the substrate 12 rather than being mounted to a polymer film. An electrically insulating adhesive layer 24A can be used to bond the conductors 18A to the substrate 12. In addition, solder beads 44A can be used to electrically connect the conductive layers 32 for the contact members 20 to the conductors 18A. The solder beads 44A can be formed of a suitable alloy applied as previously described. As with the embodiment of Figure 6A, the conductive layers 32 and the conductors 18A can be formed of a solder wettable metal.

Figure 7B illustrates an alternate embodiment wherein the contact members 20 are formed as previously described but the conductors 18B are mounted directly on the insulating layer 34 for the substrate 12. In this embodiment, the conductors 18B can comprise a patterned metal foil as previously described. In addition, the conductors 18B can include patterns of openings 26B for the contact members 20. A conductive material 28B can be placed on the bases of the conductive layers 32 to form the electrical connection between the conductors 18B and the conductive layers 32 for the contact members 20.

Figure 7C illustrates an alternate embodiment wherein the contact members 20 are formed as previously described. In this embodiment the conductors 18C include solder filled vias 46. The solder filled vias 46 can be formed by etching or otherwise forming openings in the conductors 18C and then plating or otherwise depositing solder into the openings.

The conductors 18C can then be placed onto the substrate as required and the solder filled vias 46 reflowed onto the conductive layers 32 to electrically connect the conductors 18C to the contact members 20.

Figure 7D illustrates an alternate embodiment wherein the contact members 20 are formed as previously described. In this embodiment the conductors 18D are not directly bonded to the substrate 12 and are free to move with temperature changes. A solder bead 44D electrically connects the conductors 18D to the conductive layers 32 for the contact members 20. In addition, the conductors 18D attached to an exposed polymer film 16D.

Figure 7E illustrates an alternate embodiment wherein the contact members 20 are formed as previously described. In this embodiment the conductors 18E are attached to a polymer film 16E. The polymer film 16E is attached to the substrate 12 with an adhesive layer 24E. The electrical connection between the conductors 18E and the conductive layers 32 for the contact members 20 is formed by metal pins 43. The metal pins 43 can be formed of nickel or other metal bonded to the conductors 18E. In addition, the metal pins 43 can be configured to scrub across and penetrate into the conductive layers 32. Also in this embodiment a solder bead (not shown) can be formed between the metal pins 43 and conductive layers 32.

Referring to Figures 8A-8D, a method for forming and bonding conductors 18F to the substrate 12 (Figure 1) is shown. Initially, as shown in Figure 8A, a polymer film 16F is bonded to the conductors 18F and holds the conductors 18F in place during the fabrication process. The polymer film 16F can be polyimide and the conductors 18F can be copper foil patterned as required. Next, as shown in Figure 16B, a solder layer 47 is plated onto the exposed surfaces of the conductors 18F to form a solder tape 14F. This can be

accomplished using an electrodeposition process with a wet solder bath. Next, as shown in Figure 16C, the solder tape 14F is placed onto the substrate 12 (Figure 1) so that the solder layer 47 contacts the conductive layers 32 for the contact members 20 (Figure 1). The solder layer 47 can then be reflowed. Next, as shown in Figure 8D the polymer film 16F can be removed.

Referring to Figures 9A-9C, a test system 46 utilizing the interconnect 10 is illustrated. The test system 46 includes a temporary package 50 for housing the die 22 (Figure 9C) for test procedures such as burn-in testing. The interconnect 10 mounts to the temporary package 50 and establishes temporary electrical communication with the die 22.

The temporary package 50 includes a package base 52 (Figure 9B) and a force applying mechanism 54 (Figure 9C). The temporary package 50 can be formed with an outline that is substantially equivalent to the outline of a conventional semiconductor package. This allows conventional testing apparatus such as burn in boards to be used with the temporary package 50.

The force applying mechanism 54 secures the die 22 to the package base 52 and presses the die 22 against the interconnect 10. The force applying mechanism 54 includes a cover 56 (Figure 9C) and a spring 58 (Figure 9C). The spring 58 can be formed of metal or of an elastomeric material. The package 10 also includes a latching mechanism in the form of clips 60, 62 (Figure 9C) which secure the force applying mechanism 54 to the package base 52. The clips 60, 62 attach to corresponding openings 64, 66 (Figure 9C) in the package base 52. As shown in Figure 9B, the bonding pads 38 on the interconnect 10 can be wire bonded to conductive traces 70 on the package base 14 using bond wires 68. The conductive

traces 70 are in electrical communication with terminal contacts 72 formed on the package base 50.

Further details of the temporary package 50 are disclosed in U.S. Patent Application No. 08/580,687 incorporated herein by reference. The cited patent application also describes a method for optically aligning the contact members 20 (Figure 3) to the contact locations 21 (Figure 3) on the die 22. The alignment fiducials 40 (Figure 1) formed on the interconnect 10 can be used to facilitate the alignment process.

For testing the die 22, the terminal contacts 72 on the temporary package 50 can be placed in electrical communication with testing circuitry 74 (Figure 9C). For example, the temporary package 50 can be placed on a burn in board or other testing apparatus in electrical communication with the testing circuitry 74. Test signals can then be applied through the terminal contacts 72 on the temporary package 50, and through the contact members 20 (Figure 3) on the interconnect 10 to the die 22.

Thus an improved interconnect 10 (Figure 1) and system 46 (Figure 9A) are provided. Because the interconnect 10 includes low resistance metal conductors 18 (Figure 3), a low resistance electrical path is provided to the contact members 20 (Figure 3) for high speed testing. In addition, with the conductive material 28 (Figure 3) formed as a conductive adhesive, or other resilient material, an expansion joint is formed. The expansion joint absorbs thermal stresses between the conductors 18 (Figure 3) and the contact members 20 (Figure 3). Furthermore, thermal stresses between the conductors 18 (Figure 3) and the substrate 12 (Figure 3) can be absorbed by the polymer film 14 (Figure 3) and the adhesive layer 24 (Figure 3).

Still further, because the conductors 18 (Figure 3) can be formed separately than the substrate 12 (Figure 3), rather

than using a depositing process such as CVD, contaminant metals such as copper, will not be introduced into other semiconductor fabrication processes. On the other hand, the contact members 20 (Figure 3) can be formed integrally with the substrate 12 and in dense arrays using semiconductor circuit fabrication processes. In addition, with the substrate 12 and contact members 20 formed of silicon, the thermal expansion of the substrate 12 and contact members 20 can match the thermal expansion of the die 22.

Referring to Figures 10A and 10B, a wafer level system 46W for testing dice 22W contained on a semiconductor wafer 78 is shown. The wafer level system 46W includes a probe card 80 and a wafer probe handler 82. The probe card 80 includes contact members 20W formed on a substrate 12W substantially as previously described for contact members 20 (Figure 1). The contact members 20W are formed in patterns that match corresponding patterns of contact locations on the dice 22W. The probe card 80 can be configured to test a desired number of dice 22W at the same time (e.g., 8, 16) up to all of the dice contained on the wafer 78.

As shown in Figure 10B, the probe card 80 also includes a multi layered tape 14W comprising a polymer film 16W and conductors 18W formed substantially as previously described. In this embodiment the multi layered tape 14W establishes electrical communication with the contact members 20W. In addition, the multi layered tape 14W physically attaches the probe card 80 to a probe card fixture 84. The probe card fixture 84 mounts to the wafer probe handler 82 and is configured for electrical communication with the testing circuitry 74. The probe card fixture 84 can include conductive traces or other electrical members configured for electrical communication with the conductors 18W on the multi layered tape 14W. This electrical connection can be formed by soldering, conductive adhesives, wire bonding or TAB tape.

In addition, the wafer probe handler 82 includes a force applying mechanism 86 and a force applying member 88. The force applying member 88 presses against a pressure plate 90 and a compressible member 92 in contact with a backside of the probe card 80. The compressible member 92 can be formed of an elastomeric material, such as silicone, or as a gas filled bladder. The compressible member 92 cushions the forces applied to the wafer 78 and allows the probe card 80 to self planarize to the wafer 78. The wafer probe handler 82 can also include a chuck (not shown) for supporting the wafer 78. Suitable wafer probe handlers 82 are commercially available from Electroglass and others.

While the invention has been described with reference to certain preferred embodiments, as will be apparent to those skilled in the art, certain changes and modifications can be made without departing from the scope of the invention as defined by the following claims.

WHAT IS CLAIMED IS:

1. An interconnect for a semiconductor die comprising:

a substrate;

a conductor bonded to the substrate;

a contact member formed on the substrate and extending to a height above the conductor, said contact member configured to electrically contact a contact location on the die; and

a conductive material in electrical communication with the contact member and the conductor.

2. The interconnect as claimed in claim 1 wherein the conductive material comprises a resilient material.

3. The interconnect as claimed in claim 1 wherein the conductive material comprises conductive adhesive

4. The interconnect as claimed in claim 1 wherein the conductive material comprises solder.

5. The interconnect as claimed in claim 1 wherein the contact member is placed through an opening in the conductor and the conductive material is deposited in the opening.

6. An interconnect for a semiconductor die comprising:

a substrate;

a conductor bonded to the substrate;

a contact member formed integrally with the substrate and extending above the conductor, said contact member comprising a pillar covered with a conductive layer configured to electrically contact a contact location on the die; and

a conductive material in electrical communication with the conductive layer and the conductor.

7. The interconnect as claimed in claim 6 wherein the conductive material comprises conductive adhesive or solder.

8. The interconnect as claimed in claim 6 wherein the conductor comprises a metal foil attached to an insulating layer formed on the substrate.

9. The interconnect as claimed in claim 6 wherein the pillar is formed by etching the substrate.

10. The interconnect as claimed in claim 6 wherein the conductor comprises a multi layered tape bonded to the substrate with an adhesive.

11. The interconnect as claimed in claim 10 further comprising a ground plane formed on the tape for controlling an impedance of the conductor.

12. An interconnect for a semiconductor die comprising:

a substrate;

a contact member formed on the substrate comprising a pillar covered with a conductive layer, and configured to electrically contact a contact location on the die;

a multi layered tape attached to the substrate comprising a conductor and a polymer film; and

a conductive adhesive in electrical communication with the conductive layer and with the conductor.

13. The interconnect as claimed in claim 12 wherein the contact member includes a base formed by a stepped portion of the substrate.

14. The interconnect as claimed in claim 12 further comprising a second conductor on the tape having an impedance substantially equal to an impedance of the conductor.

15. The interconnect as claimed in claim 12 wherein the conductive layer comprises a material that is non-reactive with the contact location.

16. The interconnect as claimed in claim 12 wherein the contact member includes a projection configured to penetrate the contact location to a limited penetration depth.

17. The interconnect as claimed in claim 12 wherein the conductor comprises patterned copper foil.

18. An interconnect for testing a semiconductor die, comprising:

a substrate;

a contact member comprising a pillar formed integrally with the substrate, said contact member further comprising a conductive layer formed thereon configured to electrically contact a contact location on the die;

a conductor comprising a metal foil bonded to the substrate; and

a conductive material in electrical communication with the conductive layer and the conductor.

19. The interconnect as claimed in claim 18 wherein the pillar includes a base with the conductive layer thereon and with the conductor overlapping the conductive layer.

20. The interconnect as claimed in claim 18 wherein the conductive material comprises forms an expansion joint between the contact member and conductor.

21. The interconnect as claimed in claim 18 wherein the conductive material comprises a solder and the conductive layer and conductor comprise a solder wettable metal.

22. An interconnect for making an electrical connection with a contact location on a semiconductor die, comprising:

a substrate;

a contact member formed on the substrate, said contact member comprising a raised pillar formed integrally with the substrate and covered with a conductive layer;

a multi layered tape bonded to the substrate, said tape comprising a metal conductor laminated to a polymer film, said conductor including an opening surrounding the contact member with the contact member projecting therefrom; and

a conductive adhesive deposited in the opening in electrical communication with the conductive layer and the conductor.

23. The interconnect as claimed in claim 22 wherein the substrate includes a plurality of contact members and the tape includes a plurality of conductors having a plurality of openings aligned with the contact members.

24. The interconnect as claimed in claim 22 wherein the contact member includes a base formed in the substrate.

25. The interconnect as claimed in claim 22 wherein the contact member includes a base covered with the conductive layer and the conductor overlaps the conductive layer.

26. The interconnect as claimed in claim 22 wherein the conductor comprises copper foil and the polymer film comprises polyimide.

27. An interconnect for a bumped semiconductor die comprising:

a substrate;

a depression formed in the substrate, said depression sized to retain a bumped contact location on the die;

a conductive layer formed in the depression; and

a multi layered tape comprising a conductor and a film attached to the substrate, said conductor in electrical communication with the conductive layer.

28. The interconnect as claimed in claim 27 wherein the tape includes a plurality of conductors having a matched impedance.

29. The interconnect as claimed in claim 27 wherein the conductor includes an opening sized and shaped to retain the bumped contact location.

30. The interconnect as claimed in claim 27 wherein the substrate comprises silicon or ceramic.

31. An interconnect for a bumped semiconductor die, comprising:

a substrate having a depression formed therein sized to retain a solder bump on the die;

a contact member comprising a conductive layer formed in the depression;

a conductor attached to the substrate comprising a metal foil having an opening aligned with the depression; and

an electrically insulating layer formed between the conductor and substrate.

32. The interconnect as claimed in claim 31 wherein the substrate comprises ceramic and the electrically insulating layer comprises an adhesive.

33. The interconnect as claimed in claim 31 wherein the substrate comprises silicon and the electrically insulating layer comprises silicon dioxide.

34. A method for forming an interconnect for a semiconductor die comprising:

providing a substrate;

forming a raised contact member on the substrate;

covering the contact member with a conductive layer;

attaching a metal conductor to the substrate proximate to the contact member; and

depositing a conductive material on the substrate in electrical communication with the conductive layer and the conductor.

35. The method as claimed in claim 34 wherein the metal conductor comprises a copper foil laminated to a polymer film.

36. The method as claimed in claim 34 wherein the conductive material comprises a conductive adhesive.

37. The method as claimed in claim 34 wherein the conductive material comprises a solder.

38. A method for forming an interconnect for making electrical connections with contact locations on a semiconductor die, comprising:

providing a substrate;

forming a pattern of contact members on the substrate configured to electrically contact the contact locations on the die;

forming a plurality of conductors including a plurality of openings therethrough, said openings formed in a pattern that matches the pattern of contact members;

attaching the tape to the substrate with the contact members projecting through the openings; and

depositing a conductive material in the openings in electrical communication with the contact members and conductors.

39. The method as claimed in claim 38 wherein the contact members are formed by etching the substrate and depositing a conductive layer.

40. The method as claimed in claim 38 wherein the conductive material comprises a conductive adhesive.

41. The method as claimed in claim 38 wherein the conductive material comprises a solder.

42. The method as claimed in claim 38 wherein the conductors comprise metal foil laminated to a polymer film.

43. A method for forming an interconnect for a semiconductor die, comprising:

providing a substrate;

forming a contact member on the substrate, said contact member including a base, a pillar and a projection configured

to penetrate a contact location on the die to a limited penetration depth;

forming a multi layered tape comprising a polymer film and a metal conductor formed thereon;

attaching the tape to the substrate with the conductor proximate to the contact member; and

electrically connecting the contact member to the conductor by depositing a conductive material on the contact member and conductor.

44. The method as claimed in claim 43 wherein the conductor includes an opening aligned with the contact member and the conductive material is deposited in the opening.

45. The method as claimed in claim 43 wherein the conductive material comprises a conductive adhesive.

46. The method as claimed in claim 43 wherein the conductive material comprises a solder.

47. The method as claimed in claim 43 wherein attaching the tape comprises forming an adhesive layer between the tape and substrate.

48. A method for forming an interconnect for a bumped semiconductor die, comprising:

providing a substrate;

forming a depression in the substrate sized to retain a bumped contact location on the die;

covering at least a portion of the depression with a conductive layer; and

attaching a conductor to the substrate in electrical communication with the conductive layer and electrically insulated from the substrate.

49. The method as claimed in claim 48 wherein the conductor includes an opening surrounding the depression.

50. The method as claimed in claim 48 wherein the conductor comprises a metal foil laminated to a polymer film.

51. The method as claimed in claim 48 wherein attaching the conductor comprises forming an adhesive layer between the conductor and substrate.

52. A system for testing a semiconductor die comprising:

a temporary package for the die; and

an interconnect mounted to the package for establishing temporary electrical communication with the die;

said interconnect comprising a substrate, a contact member formed integrally with the substrate configured to electrically contact a contact location on the die, a conductor attached to the substrate, and a conductive material in electrical communication with the contact member and the conductor.

53. The system as claimed in claim 52 wherein the conductor comprises a metal foil laminated to a polymer film.

54. The system as claimed in claim 52 wherein the contact member comprises a pillar covered with a conductive layer.

55. The system as claimed in claim 52 wherein the conductive material comprises a conductive adhesive.

56. The system as claimed in claim 52 wherein the conductive material comprises a solder.

57. A system for testing a semiconductor die comprising:

a temporary package for the die; and

an interconnect mounted to the package for establishing temporary electrical communication with the die;

said interconnect comprising:

a substrate;

a conductor attached to the substrate including an opening formed therein;

a contact member formed integrally with the substrate, said contact member extending out of the opening and configured to electrically contact a contact location on the die; and

a conductive material placed in the opening in electrical communication with the contact member and the conductor.

58. The system as claimed in claim 57 wherein the conductive material comprises a conductive adhesive.

59. The system as claimed in claim 57 wherein the conductive adhesive comprises a solder.

60. The system as claimed in claim 57 wherein the contact member comprises an etched pillar covered with a conductive layer.

61. A system for testing a bumped semiconductor die comprising:

a temporary package for the die; and

an interconnect mounted to the package for establishing temporary electrical communication with the die;

said interconnect comprising:

a substrate;

a depression formed in the substrate, said depression sized to retain a bumped contact location on the die;

a conductive layer formed in the depression; and

a conductor attached to the substrate in electrical communication with the conductive layer, said conductor including an opening aligned with the depression.

62. The interconnect as claimed in claim 61 wherein the conductor comprises a metal foil attached to the substrate with an electrically insulating adhesive.

63. The interconnect as claimed in claim 61 wherein the opening is sized and shaped to retain the bumped contact location.

64. The interconnect as claimed in claim 61 wherein the substrate comprises ceramic.

65. A system for testing semiconductor dice contained on a wafer, comprising:

a wafer probe handler in electrical communication with testing circuitry;

a probe card mounted to the wafer probe handler comprising a substrate and a plurality of contact members configured to electrically connect to contact locations on the dice; and

a tape comprising a polymer film and a plurality of conductors in electrical communication with the contact members, said tape configured to physically attach the probe

card to the wafer probe handler with the contact members in electrical communication with the testing circuitry.

66. The system as claimed in claim 65 further comprising a conductive adhesive for electrically connecting the contact members to the conductors.

67. The system as claimed in claim 65 further comprising a solder for electrically connecting the contact members to the conductors.

Abstract

An interconnect is provided for making electrical connections with a semiconductor die. The interconnect includes a substrate having integrally formed contact members, configured to electrically contact corresponding contact locations on the die. The interconnect also includes a pattern of conductors formed separately from the substrate, and then bonded to the substrate, in electrical communication with the contact members. The conductors can be mounted to a multi layered tape similar to TAB tape, or alternately bonded directly to the substrate. In addition, each conductor can include an opening aligned with a corresponding contact member, and filled with a conductive material, such as a conductive adhesive or solder. The conductive material electrically connects the contact members and conductors, and provides an expansion joint to allow expansion of the conductors without stressing the contact members. Also provided are a system for testing dice that includes the interconnect, and a system for testing wafers wherein the interconnect is formed as a probe card.



FIGURE 1



FIGURE 2

FIGURE 3



FIGURE 4



FIGURE 3A



FIGURE 4A



FIGURE 4B



FIGURE 5A



FIGURE 5B



FIGURE 5C



FIGURE 6A



FIGURE 6B



FIGURE 7A



FIGURE 7B



FIGURE 7C



FIGURE 7D



FIGURE 7E



FIGURE 8A

FIGURE 8C

FIGURE 8B

FIGURE 8D



FIGURE 9A



FIGURE 9B



FIGURE 9C



FIGURE 10A



FIGURE 10B

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

(Joint Inventors)

We as the below named inventors, declare that:

Our residences, post office addresses and citizenships are as stated below next to our names.

We believe we are the original, first and joint inventors of the subject matter which is claimed and for which patent is sought on the invention entitled:

HYBRID INTERCONNECT AND SYSTEM FOR TESTING SEMICONDUCTOR DICE

the specification of which (check one)

[x] is attached hereto.

[ ] was filed on _____ as Application Serial No. _____.
and was amended on (if applicable) _____.

We hereby state that we have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

We acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, Sec. 1.56(a).

We hereby claim foreign priority under Title 35, United States Code, Sec. 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed: NONE

We hereby claim the benefit under Title 35, United States Code, Sec. 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, Sec. 11, we acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, Sec. 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application: NONE

POWER OF ATTORNEY: We hereby appoint as our attorneys, STEPHEN A. GRATTON, Registration No. 28,418; MICHAEL L. LYNCH, Registration No. 30,871; and LIA M. DENNISON, Registration No. 34,095; with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith. All correspondence should be directed to:

~~STEPHEN A. GRATTON~~
~~10275 Gumbark Place~~
~~San Diego, CA 92131~~

NEW ADDRESS:
Stephen A. Gratton
2764 South Braun Way
Lakewood, CO 80228

~~DIRECT TELEPHONE CALLS TO:~~

~~STEPHEN A. GRATTON~~
~~Telephone: (619) 621-9045~~

Telephone: (303) 989 6353
Fax: (303 989 6538
Also enclosed is a Change of Address for Correspondence

We hereby declare that all statements made herein of our own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Wherefore, we pray that Letters Patent be granted to us for the invention or discovery described and claimed in the foregoing specification and claims, declaration, power of attorney, and this petition.

INVENTOR'S FULL NAME:	**DAVID R. HEMBREE**
INVENTOR'S SIGNATURE:	
DATE OF SIGNATURE:	2-27-97
RESIDENCE (CITY AND STATE)	Boise, Idaho
CITIZENSHIP:	United States of America
POST OFFICE ADDRESS:	10855 Smoke Ranch Drive Boise, ID 83709

INVENTOR'S FULL NAME: **SALMAN AKRAM**

INVENTOR'S SIGNATURE: Salman Akram

DATE OF SIGNATURE: 2/27/97

RESIDENCE (CITY AND STATE): Boise, Idaho

CITIZENSHIP (COUNTRY): Pakistan

POST OFFICE ADDRESS: 1463 E. Regatta Street
Boise, ID 83706

INVENTOR'S FULL NAME: **WARREN M. FARNWORTH**

INVENTOR'S SIGNATURE:

DATE OF SIGNATURE: 2-28-97

RESIDENCE (CITY AND STATE) Nampa, Idaho

CITIZENSHIP: United States of America

POST OFFICE ADDRESS: 2004 S. Banner
Nampa, ID 83686

INVENTOR'S FULL NAME: **ALAN G. WOOD**

INVENTOR'S SIGNATURE:

DATE OF SIGNATURE: 2/28/97

RESIDENCE (CITY AND STATE): Boise, Idaho

CITIZENSHIP (COUNTRY): United States of America

POST OFFICE ADDRESS: 1366 E. Versailles Court
Boise, ID 83706

INVENTOR'S FULL NAME:	**JAMES M. WARK**
INVENTOR'S SIGNATURE:	
DATE OF SIGNATURE:	2/27/97
RESIDENCE (CITY AND STATE)	Boise, Idaho
CITIZENSHIP:	United States of America
POST OFFICE ADDRESS:	5718 Drawbridge Drive Boise, ID 83703

INVENTOR'S FULL NAME:	**DEREK GOCHNOUR**
INVENTOR'S SIGNATURE:	
DATE OF SIGNATURE:	3/13/97
RESIDENCE (CITY AND STATE)	Boise, Idaho
CITIZENSHIP:	United States of America
POST OFFICE ADDRESS:	4540 Pinto Drive Boise, ID 83709